Q: Why is Generation Z called Generation Z?
Uncategorized
1
Posts
1
Posters
3
Views
Gli ultimi otto messaggi ricevuti dalla Federazione
-
@d10c4n3 @salvadorbs la legge era e sarà sempre uguale per tutti, è la giustizia che è sempre stata classista, e la sua applicazione sempre pilotata dalla politica, anche con la magistratura potere indipendente per legge e per costituzione. Ora vogliono legalizzare alla luce del sole ciò che si faceva dietro le quinte.
-
@informapirata @politica il mio, di sicuro!
-
US official says Israel may use NUCLEAR WEAPONS against Iran youtube.com/watch?v=Mo9IHy0y8m…
-
Italians vote in high-stakes justice referendum in key test for Meloni
> Right-wing PM Giorgia Meloni faces a political test in the two-day referendum on contested judicial reform.
-
Do you have a friend who is a decent person with great skills? Introduce them to friends or acquaintances who one day might hire your friend. Just let them know each other.
Build a support network for your friend now, before they need a job. Don't wait for your friend to get fired and scramble for openings, have opportunities and connections ready.
-
E vai con lo Zitromax
-
@ju ieri su La 7 hanno intervistato la nipote Mary J. Trump. Ha dato una descrizione perfetta dicendo che è una persona cattiva che gode delle sofferenze altrui.
-
Building a $50 SDR with 20 MHz Bandwidth
Although the RTL-SDR is cheap, accessible, and capable enough for many projects, it does have some important limitations. In particular, its bandwidth is limited to about 3.2 MHz, and the price of SDRs tends to scale rapidly with bandwidth. [Anders Nielsen], however, is building a modular SDR with a target price of $50 USD, and has already reached a bandwidth of almost 20 MHz.
If this project looks familiar, it’s because we’ve covered an earlier iteration. At the time, [Anders] had built the PhaseLoom, which filters an incoming signal, mixes it down to baseband, and converts it to I/Q signals. The next stage is the PhaseLatch, a board housing a 20-MHz, 10-bit ADC, which samples the in-phase and quadrature signals and passes them on to a Cypress FX2LP microcontroller development board. [Anders] had previously connected the ADC to a 6502 microprocessor instead of the FX2LP, but this makes it a practical SDR. The FX2LP was a particularly good choice for this project because of its USB 2.0 interface, large buffers for streaming data, and parallel interface. It simply reads the data from the SDR and dumps it to the computer.
The FX2LP didn’t support the ADC’s clock rate, and overclocking the ADC led to issues, so [Anders] connected the ADC to an independent 20 MHz oscillator. The frequency spectrum of the SDR was oddly bell-shaped, which turned out to be due to the limited analogue bandwidth of the PhaseLoom (about 650 kHz) falling behind the digital bandwidth of 20 MHz. The PhaseLoom’s bandwidth seemed to be limited mostly by an amplifier, and decreasing its gain greatly improved matters. The SDR doesn’t yet have a 20 MHz bandwidth according to the normal definition, but it’s close enough to be practical, and further improvements will have to wait on an updated PhaseLoom board.
The Cypress development board used here is surprisingly capable – we’ve previously seen it used to build an SDR GPS decoder. Most of the custom-built SDRs we see don’t focus on technical performance, but do use such interesting components as a tube-based receiver or a custom silicon chip.
